

#### **About the Workshop:**

The increasing trend towards enhanced integration at all levels of Electronics Design has resulted in the development of larger integrated circuits, accompanied by a continuous reduction in feature size. The exponential increase in feature sizes within semiconductor technologies has many implications for layout optimization. These implications are associated with noise, interconnect delay and crosstalk, parasitic effects, and power dissipation. These impacts challenge the reliability of certain assumptions.

Therefore, the reduction in size and the growing complexity of Microelectronics Applications necessitate innovative integration methods and a more thorough understanding of the physical components of VLSI design. The field of Electronic Design Automation (EDA) has experienced significant growth in parallel with the continuous downsizing of semiconductor technology.

Using EDA tools has become essential in the design process of very large-scale integration (VLSI) circuits. This workshop aims to provide participants with a comprehensive understanding of VLSI design and practical exposure to  $\mu$ WIND, a layout and simulation tool utilised in deep submicron CMOS design. The attendees will be equipped with an opportunity to gain knowledge and understanding in CMOS Design and Technology, Circuit Design, Simulation, and Layout Design through lectures offered by esteemed experts in VLSI design.

#### **Objectives:**

- Introduction to CMOS VLSI design issues
- Problem-based learning on MoS devices, introducing width/length effect, Ion/Ioff and Vt illustration, for both N and P devices.
- > To design of inverters and oscillators and
- To design interconnects, introducing design strategies, and impact on switching speed and power consumption.
- To design of analog blocks introducing amplification, voltage reference, addition of analog signals, and mixed-signal blocks Demonstration of μWIND CMOS layout tool
- ➢ Hands-on experience on µWIND tool

#### **Topics to be Covered:**

#### Day 1:

- Introduction to ASIC and FPGA Design Flows Difference between ASIC & FPGA.
- Design Trends in Deep-Submicron technologies
- Introduction of Backend Tool, CMOS design concepts, basic circuit building
- Hands on Session Analysis of CMOS Inverter

# **Day 2:**

- Introduction to SPICE Coding (Win SPICE)
- Introduction to Microwind Layout tool
- Conversion of Schematic to Layout
- Analysis of Layout design through simulation
- Physical Verification
- Parametric Analysis
- Delay, Crosstalk, DRC and ERC Analysis
- Hands on Session on SPICE and Microwind tool

## **Day 3:**

- Technology scale down and its impacts on device integration, performance and design challenges
- Introduction to FinFET technology
- Current trends in 7 5 nm FinFET cell design
- Current trends in 3 nm NSFET cell design
- Hands on Session Schematic and Layout design

## **Targeted Participates :**

Interested Faculty, PG and Ph.D scholars of ECE, CSE, EEE and related departments are eligible, can register by completing the online Google form:

#### **Resource Persons :**

- Vinay Sharma, Head Microwind,India
- Dr. N. BalaDastagiri, TM, TechFLUENT sol. Pvt. Ltd
- Srikanth A, TM, Microwind, India

#### Important Information:

- ✓ Total numbers of seats are limited to 60.
- ✓ There is a registration fee of Faculty: Rs.300/-. PG Students :Rs.200/-
- The shortlisted candidates will get a selection notice by E-mail and are expected to attend the workshop offline at JNTUGV CEV VIZIANAGARAM.
- ✓ Regarding payment of fee, scan the QR code and upload the receipt in the Google form. <u>https://docs.google.com/forms/d/e/1FAIpQLScfvdL</u> 1WpZ9909ztr-b46Nktj\_qWl2YwjLmhV5\_oPsX2I-

gDA/viewform?usp=sf\_link

**SBI** 





## **Important Dates:**

Last date for Registration: 28-10-2023 Notification of Selection: 31-10-2023 Workshop Period : 02<sup>nd</sup> to 04<sup>th</sup> -November -2023 Venue:

Academic Block-II, ECE Department , JNTUGV CEV VIZIANAGARAM

## For any query, please contact:

Dr. G. Appala Naidu, Mob.No:949073104 E-mail: <u>ganaidu.ece@jntukucev.ac.in</u> China Raju Manda, Mob. No:+91-9704434150

E-mail: <u>chinnaraju.ece@jntukucev.ac.in</u>